Design And Reuse

TSMC Reports Second Quarter EPS of NT$27.25

TSMC (TWSE: 2330, NYSE: TSM) today announced consolidated revenue of NT$1,270.38 billion, net income of NT$706.56 billion, and diluted earnings per share of NT$27.25 (US$4.31 per ADR unit) for the ...
Design And Reuse

Siemens and Cloudberry VC collaborate to accelerate European deep-tech innovation

Suppliers, list and add your products for free.
Design And Reuse

Alphacore excited to exhibit at IEEE Nuclear & Space Radiation Effects Conference (NSREC 2026) in San Juan, Puerto Rico

Alphacore is pleased to announce it will be exhibiting at the 63rd Nuclear and Space Radiation Effects Conference (NSREC 2026 ) to be held July 20-24, 2026 in San Juan, Puerto Rico. The conference ...
Design And Reuse

Cadence Introduces AuraStack AI Super Agent, the World’s First Agentic AI Platform for PCB and Advanced Packaging

Running on Allegro AI Studio, the AuraStack AI Super Agent delivers up to 2X faster time to market, 15X higher productivity and multiphysics-driven quality across the industry's only silicon-to-system ...
Design And Reuse

Samsung Foundry completes tape-out of Tesla’s next-gen AI chip

Samsung Electronics’ foundry division has completed the tape-out of a next-generation Tesla AI processor intended for autonomous driv ...
Design And Reuse

RISC-V Is Inevitable, State of the Union Keynote Argues

The state of the RISC-V union is “strong,” declared Krste Asanović, chief architect at SiFive and RISC-V International, and RISC-V project lead at Berkeley, as he opened his keynote at the recent RISC ...
Design And Reuse

Rapidus and Cadence Partner on Agentic AI for Advanced SoC Design

Collaboration combines Rapidus’ AI-Agentic Design Solution with Cadence InnoStack AI Super Agent to target up to a 2X acceleration of design turnaround times TOKYO and SAN JOSE, Calif.—Rapidus ...
Design And Reuse

MEMTECH announces MemVerify-LPDDR5x memory simulation & verification platform

New platform helps AI accelerator and SoC teams reduce LPDDR5x memory subsystem verification risk, accelerate integration, and improve pre-silicon readiness. Cupertino, Calif. — California Memory ...
Design And Reuse

ZeroPoint Technologies Announces ZeroStream

ZeroPoint Technologies AB (ZeroPoint), a leader in hardware-accelerated memory compression and optimization for AI, data centers and edge computing, today announced ZeroStream™, a hardware IP that ...
Design And Reuse

Running multiple AI agents on one repo? You’ve probably hit the merge wall.

For semiconductor design teams coordinating RTL, firmware, and verification with multiple AI-assisted contributors, that ...
Design And Reuse

Dolphin Semiconductor and INTERA Group Announce Reference Platform Combining Analog Voice Sensing and Neuromorphic AI for Ultra-Low-Power Edge Intelligence

Dolphin Semiconductor, a leading provider of semiconductor IP solutions, and INTERA Group, a semiconductor innovation company specializing in neuromorphic ASIC architectures, today announced a ...
Design And Reuse

Five Test Considerations to Prepare for Q-Day

Advances in quantum computing mean that legacy RSA and elliptic-curve algorithms need to be updated urgently. Q-Day, the date when non-quantum-safe cryptographic techniques and algorithms can be ...