Abstract: Ferroelectricity boosted gate stacks, such as dual ferroelectric layer and charge trap layer (dual FE-CTL), have been proposed and confirmed to lead to improvements in program performance.