This paper discusses verification and validation (V&V) of simulation models. V&V are concerned with determining whether a model and its results are "correct" for a specific use or purpose. Model ...

Abstract: The scaling of CMOS technology deep into the nanometer range has created challenges for the design of highperformance analog ICs. The shrinking supply voltage and presence of mismatch and ...