Abstract: As demand for high-performance chips rises, designers encounter challenges in timing optimization during the Engineering Change Order (ECO) stage due to layout-perturbation-induced timing ...