Abstract: This article presents an energy-efficient fully dynamic pipelined successive approximation register (SAR) analog-to-digital converter (ADC), which utilizes a cascode capacitively degenerated ...

Abstract: This article proposes a new second-order noise-shaping architecture for successive approximation register (SAR) analog-to-digital converters (ADCs), which is a hybrid scheme with capacitor ...