IEEE

A 1–3 GHz Fast-Locking Frequency Synthesizer Based on a Combination of PLL and MDLL With ...

Abstract: A fast-locking low-jitter hybrid frequency synthesizer using a charge-pump phase-locked loop (CP-PLL) and a multiplying delay-locked loop (MDLL) is ...